Low-Cost Testing of High-Density Logic Components
This paper introduced the reduced pin count tester which IBM developed to capitalize on their use of LSSD, boundary scan, and other DFT features. It is the first instance of what is now known as a structural tester. In addition to being targeted for scan test with LSSD, it also supported weighted random pattern test to reduce tester memory requirements even further.
| Go to Paper | Back to Anniversary Page | ITC Home |