DelayTest: The Next Frontier for LSSD Test Systems
By 1992 delay fault models were well understood. This paper describes a test generation and fault simulation system for transition delay faults in an LSSD environment. Test generation was based on weighted random pattern tests. An interesting contribution was the large set of violations for which testing was done, including minimum pulse width, set-up and hold time violations on clock lines and in latches.
| Go to Paper | Back to Anniversary Page | ITC Home |